Note: This extension is currently under active development and has not reached its final release state. A VSCode extension for hierarchically viewing Verilog and SystemVerilog module structures.
This page describes a series of examples from the Advent of Code 2025 problem set. The solutions were implemented in hardware as part of the Advent of FPGA 2025 challenge. Is PipelineC HLS? No, not ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results